I have been working as System integrator and tester on real-time Linux platforms to be employed in defense and missile systems with EAL4 and DO178B compliance.
Summarising:
I developed Worst Case Execution Time analysis (WCET) methodologies for AMR and x86 platforms running real-time Linux. WCET analysis is able to measure hard real-time interrupt handler latencies, wake-up latencies, network delays, cache related pre-emption and migration delay, network speed, execution time on multi-core ARMv7 and x86 systems with real-time constraints and more.
I configured Linux kernels and stage3 for Finmeccanica real-time Linux, cross-compiling and porting kernels as well as tools, patching them then ongoing through C/C++ test programs, script automated testing, assembly programming, kernel module and library development and installations.
I developed a graphical test suite in Java language and GTK-C for logging host machine into embedded systems through TCL/EXP scripts, thus providing a user friendly interface to test a platform.
I applied countermeasures for contrasting timing anomalies caused by their either complex hardware structure or OS implementation, taking into account all phenomena which affect system performance: CPU binding, process migrations, cache replacement policies, page faults, scheduling policies (e.g. FIFO, rate-monotonic etc.), context switches, cache line spinlocks, network protocols (e.g. TCP/IP, UDP, Powerlink), data processing, parallel load etc.
I developed kernel modules for using ARM high resolution timers and Coresight performance counters, shell scripts for data management and test result elaboration.
I configured ports and protocols such as Ethernet, RS232, JTAG, USB, RJ45 and more.
I tested Eurotech Catalyst EDK after having ported a multi-kernel linux on it
I mapped a PowerPC on Xilinx Virtex5 and tested Texas Instruments OMAP3530 and 4430.
Reference tools: GTKWave, Kernelshark, Babeltrace, Ftrace, Oprofile, Perf, minicom, ARM Development Studio 5, ARM Keil, gcc, Xilinx ISE and many others
Master Degree: Electronic technologies for Information Processing.
EQF level 7
"Sapienza" University of Rome, Rome (Italy)
Final grades: 110/110 MATH PROGRAMMING (optimization, knapsack problem, Max/Min search, problem solving) DIGITAL ELECTRONICS (logic gates, De Morgan laws, Karnaugh maps, algorithmic state machines, latches, Microchip PIC programming etc.)
VLSI SYSTEMS (ASIC engineering at transistor level, circuit level, gate level, RTL and system level; control-path and data-path implementation, assembly programming, VHDL hardware description language, PLA, array structured memories, VLIW processors, optimum stage number, static and dynamic logics, ALUs, ripple carry adder, multipliers etc.), VLSI LABS (RTL - VHDL projects and their technology mapping onto FPGA prototypes, C programming for embedded systems, ARM processors, RISC, Atmel ATmega128 C programming with WinAVR tool, System C modelling, SPICE simulations),
ELECTRONICS (DAC/ADC, sampling circuits, diodes, MOSFET, BJT, harmonic distortions, Nyquist, current mirrors, noise figure, low/high frequency, differential cells, active/passive load, cascade etc.) ANALOGIC ELECTRONICS WITH APPLICATIONS (in/out stages, bandgap, feedback, low-voltage operational amplifiers, FTDMA, balun, transfer functions , MatLab , PSpice simulations etc.),
OBJECT ORIENTED PROGRAMMING (C/C++, JAVA, UML Class/Sequence diagrams), OPERATIVE SYSTEMS (LINUX kernel, scheduling algorithms, client/server communication, cache management, memory paging, UNIX commands, real-time and Ada principles), INTEGRATED CIRCUITS TECHNOLOGIES (MOSFET and BJT engineering, leakage, parasitic effects , High-K materials, BTB and F-N tunnelling, Poisson law, electric routing, flash memories etc.), EMBEDDED SYSTEMS (layers, PCIX / RS232 connectors, I2C / AMBA /CAN bus, bridges, time-to-market, Moore Low, power consumption, IA32/64 instruction set...) AUTOMATIC CONTROLLERS (implementing control systems with feedback, linear-systems, asymptotic stability, noise astatism, response speed and swing, root locus design techniques, Lyapunov method for non-linear systems, MATLab Control System Toolbox and Simulink) TECHNICAL PHYSICS (heat propagation and dissipation), PHYSIC MEASURES (lab tests on discrete components electronic circuits, sensors and cables by means of oscilloscope, frequency counter, spectrum analyzer, multimeter, with direct and indirect statistical measures, error/uncertainty estimation, random/systematic errors, LabVIEW sw practice) CIRCUIT THEORY (analog and digital circuits, Fourier analog and discrete transforms, Laplace transform, Z discrete transform, filter implementations, fasors), ELECTRIC COMMUNICATIONS (data transmissions over coaxial cables, half/full-duplex cable, optical fibre, wireless communications, noise, harmonic distortions, PAM,QUAM,PSK,SSB,DSB modulations, audio signal, static and dynamic image signals, PAL/NTSC/HD television systems) COMPUTER SYSTEMS (processors, memories, ports, buses, TLB, algorithms...) COMPUTER NETWORKS (TCP-IP, UDP, CSMA/CA, Reliable Data Transfer, system security and cryptography, Internet, wireless and mobile communications) ELECTROMAGNETIC COMPATIBILITY (circuit radiations, near/far field, electromagnetically coupled components, micro-strip antennas ) INFORMATION AND DATA CODING THEORY (redundancy to save information, algorithms for decoding and error correction, binary codes, convolution codes, turbo-codes, signals, antennas) ELECTRO-MECHANICAL SYSTEMS (vibration fading, Rosen piezoelectric transformer).
Certificate
EQF level 4
King’s College, London Hamstead (United Kingdom)
English course (B2 level ,upper intermediate)
Certificate
EQF level 4
EF, St. Julian’s (Malta)
English course (C1 level, advanced)
State-certified Senior Information Engineer License
EQF level 7
"Sapienza" University of Rome, Rome (Italy)
Texas Instruments University Program Workshop on
“Ultra Low Power MSP430 FRAM” and “ARM Cortex-M4 TIVA”
EQF level 8
“Università degli Studi Roma Tre”, Rome (Italy)
Cambridge CAE
EQF level 4
Cambridge ESOL Center, "Sapienza" University of Rome, Rome (Italy)
University of Cambridge Certification in Advanced English
-Good communication, negotiation and team building ability due to my work experience, AIESEC fellowship, university work group and several associative activities. Experiences in international conferences, paper submissions and presentations.
-I have both a pragmatic and creative attitude jointly with short term and long term vision. Furthermore I have knowledge about consumer theory, concurrency, monopoly, oligopoly, Cournot, Bertrand, Stackelberg models, Nash game theory and some balance notions. I experienced dealing with project/finance managers and engineers through project planning, technical guides, slides, presentations, interactions either one-to-one or one-to-many and in terms of project deadlines and costs. I also have a little practice in 7th Framework Programme and European founding.
-I was employed for building a PCB to control an UV sensor matrix for DNA detection. I designed it from...
Login or Register to view the full resume.
